durusmail: mems-talk: RIE Etching SiO2/Si
RIE Etching SiO2/Si
Gary Hillman
2011-06-06
Judith why so thin a layer of oxide.  Gary

Gary Hillman
S-Cubed
PO Box 365
9 Mars Ct.
Montville, NJ 07039
phone 973-263-0640 ex 35
fax 973-263-8888
Check out our web site and Twitter at www.s-cubed.com


-----Original Message-----
From: mems-talk-bounces+garyh=s-cubed.com@memsnet.org
[mailto:mems-talk-bounces+garyh=s-cubed.com@memsnet.org]On Behalf Of
Andrew Sarangan
Sent: Monday, June 06, 2011 10:43 AM
To: General MEMS discussion
Subject: Re: [mems-talk] RIE Etching SiO2/Si


SiO2 should make a good etch mask for Si. How deep does the Si have to
be etched? Also depends on the type of SiO2 - thermal, CVD etc..

On Mon, Jun 6, 2011 at 9:05 AM, Judith Linacero Blanco
 wrote:
> Hi all,
>
> Does anybody know how to etch Si with a SiO2 mask? Because I use 50sccm
> HBr, 30mT and 200W in the RIE system, but the selectivity isn't good.
> I only have 20nm of SiO2 to etch silicon.
>
> Thanks a lot,
> Judith
reply